How to Control the Implementation of VHDL
D-6 VHDL Reference Manual
Figure C-1 through Figure C-9 show the effect of each dot extension.
The actual source of the feedback may vary from that shown.
Figure C-1: Pin-to-pin Dot Extensions in an Inverted Output Architecture
Figure C-2: Pin-to-pin Dot Extensions in a Non-inverted Output Architecture
Figure C-3: Detailed Dot Extensions for an Inverted D-type Flip-flop Architecture
Commentaires sur ces manuels